Default welcome nexperia!
产品搜索
    购物车
    74LVC1G240

    限量供应

    74LVC1G240

    图像仅供参考

    请参阅产品规格

    • 商品编号:
      74LVC1G240GXH
    • 简述:
      Single inverting buffer/line driver; 3-state
    • 描述:

      The 74LVC1G240 is a 1-bit inverting buffer/line driver with 3-state output. The device features an output enable OE. A HIGH on OE causes the output to assume a high-impedance OFF-state. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.

      Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

      This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

    • 数据手册:
    库存10,000
    • 数量
    • 单价:
      ¥0.7571
    • 总价:
      ¥0.0000
    价格(包含13%的增值税)
    数量单价总价
    1¥0.7571¥0.7571
    500¥0.6883¥344.1500
    1000¥0.6555¥655.5000
    3000¥0.6243¥1,872.9000
    10000¥0.2599¥2,599.0000

    特性

    • Wide supply voltage range from 1.65 V to 5.5 V

    • Overvoltage tolerant inputs to 5.5 V

    • High noise immunity

    • CMOS low power dissipation

    • IOFF circuitry provides partial Power-down mode operation

    • ±24 mA output drive (VCC = 3.0 V)

    • Latch-up performance exceeds 250 mA

    • Direct interface with TTL levels

    • Complies with JEDEC standard:

      • JESD8-7 (1.65 V to 1.95 V)

      • JESD8-5 (2.3 V to 2.7 V)

      • JESD8C (2.7 V to 3.6 V)

      • JESD36 (4.5 V to 5.5 V)

    • ESD protection:

      • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V

      • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

    • Multiple package options
    • Specified from -40 °C to +85 °C and -40 °C to +125 °C

    暂无数据
    数据手册